



Form PT 1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DKT. NO. TAM-104	SERIAL NO. 10/533,062
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)		APPLICANT T. TANIMOTO, et al	
		FILING DATE April 28, 2005	GROUP 2825

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date
	AA					
	AB					
	AC					
	AD					
	AE					
	AF					

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Abstract	
						Yes	No
	AG						
	AH						
	AI						
	AJ						
	AK						
	AL						
	AM						
	AN						

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	AO	
	AP	
	AQ	
	AR	H. OKEWATARI, et al., "Multi Processor ni yoru Bunsan Shori o Ishiki Shita Senyo Processor Sekkei Shien System SYARDS no Kochiiku", Information Processing Society of Japan Kenkyu Hokoku, Information Processing Society of Japan, 20 January, 1993, Vol. 95, No. 6 (DA-73), pages 105 - 112.
/P.S./	AS	S. KITAGUCHI, et al., "Jitsujikan Seiyaku o Yusuru Tan'itsu Bus System no JAVA ni yoru Model-ka oyobi Parametric Model Checking o Mochita Sekkei Shuho no Teian", Information Processing Society of Japan Kenkyu Hokoku, Information Processing Society of Japan, 28 Nov. 2002, Vol. 2002, No. 113 (SLDM-107), pages 19 to 24.
	AT	
/P.S./	AU	"Design and Implementation of Priority Queuing Mechanism On FPGA Using Concurrent Periodic EFSMs And Parametric Model Checking" by T. KITANI, et al.
	AV	
	AW	
	AX	
	AY	
	AZ	
Examiner	/Patrick Sandoval/	
	Date Considered 08/15/2008	